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On-line Testing Field Programmable Analog Array Circuits
Haibo Wang, Suchitra Kulkarni, and Spyros Tragoudas
Department of Electrical and Computer Engineering
Southem Illinois University Carbondale
Carbondale, IL 62901

Abstract
Thispaperpresents,aneflcient methodology to on-line
test field programmable analog array (FPAA) circuits. It
proposes ro partition the FPAA circuit under rest into sub
circuits. Each sub circuit is tested by replicating the sub
circuit with programmble resources on FPAAs, and comparing the outputs of the the original partitioned sub circuit and its replicaton. The advantages of this approach
includes: low implementation cosr, enhanced resrabiliry,
and flexible resting schedules. This paper also presents
circuit techniques ro address stability problems which are
often encountered in the proposed on-line resting approach.
In addition, the impact of performing circuit panirion on
testability is investigated in this work. I t shows that testability is generally improved in partitioned circuits. Finally, experimental results are presented to demonstrare
the feasibility and effectiveness of the proposed techniques.

1 Introduction
Field programmable analog arrays (FPAAs) are the
counterparts of field programmable gate arrays (FPGAs)
in analog domain. In the past few years, numerous efforts have been devoted to developing FPAA technologies [l, 2, 31. At present, quite a few commercial FPAA
products [4, 5 , 61 are already on the market. Such devices have been used to implement signal conditioning,
filtering, data acquisition, closed-loop control, and other
analog functions for a wide range of applications. Since
many of these FPAA applications involve high reliability requirements, techniques to effectively test FPAA circuits are becoming increasingly important, Very recently,
several techniques for FPAA testing have been developed [7, 8, 9, 101. Also, it bas been proposed to exploit
the programmability of FPAAs in the implementation of
fault-recovery systems for space applications [l I]. In this
paper, we investigate techniques to perform on-line testing
for FPAA circuits. The proposed methodology not only
provides an on-line testing solution but also locates faulty
circuit blocks. Therefore, this methodology is highly dePaper 47.3
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sirable in applications where FPAAs are used to implement fault-recovery systems.
Although various techniques have been developed
for on-line testing digital systems, methods to perform
analog on-line testing are still limited. Current analog on-line testing techniques can be mainly classified
into redundancy-based and non-redundancy-based approaches. The redundancy-based approach duplicates the
and
entire or a portion of the circuit under test (:CUT),
compares the outputs of the original circuit and its replication [12, 13, 141. The non-redundancy-basad approach
relies on Built-In-Self-Test (BIST) circuits to measure certain performance metrics of the CUT. This approach includes concurrently monitoring current consumption [ 151,
statistical properties [16], common mode signals at fully
differential circuits [17, 181, and other types of circuit signals [19, 20, 21, 22, 231. By taking advantage of special properties of circuits under test, the non-redundancybased approach normally requires small hardware overbead. However, this approach may not be able to achieve
high fault coverage for certain types of circuits, and sometimes involve testing circuits that are difficult to design.
On the contrary, the redundancy-based approach usually
requires significant hardware cost. But it is easy to implement and has the potential to achieve high fault coverage. More interestingly, this approach can he used to
locate malfunctioning circuit blocks.
To reduce hardware cost in the redundancy-based approach, programmable Biquad modules have been used
to perform on-line testing for filter circuits that consist of
cascaded Biquad filters [12, 141. By exploiting the regularity of Biquad filters, a programmable Biquad module is
periodically programmed to duplicate different Biquads of
the filter circuits. In this paper, we present a methodology
to use programmable analog circuits to perform on-line
testing for general active linear circuits. The proposed approach partitions the CUT into smaller circuit blocks than
Biquad structures. This results in lower implementation
cost and enhanced circuit testability. In addition, we developed new techniques to address circuit stability problems, which are often encountered when only a portion of
the CUT is duplicated to perform redundancy-based online testing. Although a similar problem has also been
addressed in [13], our solution is more cost-effective and
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easy to implement. Finally, this paper investigates the impact of performing circuit partition on testability. Conclusions drawn from this study provide useful guidance
on efficiently implementing the proposed on-line testing
methodology.
The rest of the paper is organized as follows. Section 2
introduces the preliminaries of this work. We first explain FPAA technologies in Section 2.1. Then, the concept of the proposed FPAA on-line testing methodology
is described in Section 2.2. The advantages and potential applications of the proposed method are also discussed
in this section. The developed circuit techniques are presented in Section 3. Section 4 studies how testability is
affected by performing circuit partition. Experimental results are provided in Section 5, and the paper is concluded
in Section 6.

ber of switches. The values of capacitor banks as well
as the states of switches can be configured to implement
different functions. Since SC circuits are discrete-time circuits by nature, exact circuit analysis for SC-based FPAAs
should be performed in Z domain. However, when signal frequencies are significantly smaller than (e.g. smaller
than one-tenth of) the clock frequencies of SC circuits,
FF'AA circuits can he approximately treated as continuoustime circuits and, hence, their operations can be analyzed
in S domain. With this approximation, a capacitor with its
associated switches in the above CAB can be programmed
into a capacitor, positive resistor, or negative resistor. The
configurations for realizing these three types of components are described in Figure 2. When a resistor (both
positive and negative) is configured, the absolute value of
the resistance is given by:

R = -T
C

2 Preliminaries
2.1 Field ProgrammableAnalog Array Technologies
An FPAA device normally contains Configurable Analog Blocks (CABS), Interconnect networks, WO circuits,
and on-chip memories. CABs consist of primitive analog
components whose values and connections can be programmed to implement simple analog functions. Programmable interconnect networks route signals around
CABs to realize more sophisticated analog functions. I/O
circuits provide interface between FPAA internal circuits
and outside systems. Finally, on-chip memories are used
to store all configuration data (configuration bitstream) of
the FPAA chip.

where, T is the period of the clock in the FPAA circuit and
C is the capacitor value. In the rest of the paper, we will
treat all the circuits implemented on SC-based F'PAAs as
continuons-time circuits. Also, we will use conventional
resistor and capacitor symbols to represent circuits shown
in Figure 2(b), (c), and (d).

2.2 On-line testing FPAA circuits
ro-
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Fgure 1. An FPAA structure 124).

There are various circuit techniques to implement FPAA
circuits [l]. Among them, switched-capacitor (SC) technology is panicularly attractive in the design of FPAAs.
This is mainly because SC circuits have high accuracy, are
insensitive to parasitics, and can be easily programmed.
As an example, Figure 1 shows an SC-based FF'AA architecture [24, 251 which was produced by Motorola. A
modified version of this FPAA architecture is currently
produced by Anadigm, Inc [4]. As shown in Figure 1, this
architecture contains 20 CABs, arranged into a 4 x 5 array. Around the three sides of the CAB may, there are 13
WO circuits. Each CAB consists of an operational amplifier (OA), five programmable capacitor banks, and anum-

Many of the latest FPAA devices support partial dynamic reconfignration; which allows parts of FPAA circuits to be reconfigured on-the-fly without disturbing the
operation of the rest of the circuit. Such devices provide
an ideal platform to implement redundancy-based on-line
testing circuits. Figure 3 shows how the proposed on-line
testing method is applied to an analog circuit that consists
of a gain stage and two filter circuits. To test the gain
stage, a part of the testing module is configured to duplicate the gain stage. The duplication circuit has the same
input as the original circuit. The outputs of the two circuits
are compared by a comparator. If there are no faults in
the original and testing circuits, the original circuit and its
replication should have the same output value (or the difference between the two outputs should be within a small
tolerance range). However, if there are faulty components
in either the original or the testing circuit, the outputs of
Paper 47.3
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the two circuits will potentially exhibit large difference
and, consequently, trigger the output of the comparator
swinging away from its normal value to indicate the occurrence of faults. In this work, we propose to partition FPAA
circuits according to their implementation and each partitioned sub circuit only takes a single CAB. The primary
reason for selecting this type of partition is to minimize
hardware overhead of the testing module. By this partition approach, the testing module needs only two CABS.
One is for duplicating the sub circuit under test and the
other CAB is used to implement the comparator.

-

vm

G
C"l"N8e

sumption. With the help of simple digital circuits, such
trade-offs can be easily performed with this on-line testing method.
This on-line testing methodology is not only suitable
for FPAA circuits, but also potentially applicable to conventional analog circuits. In such scenarios, a small programmable circuit is used as the testing module to duplicate different portions of conventional analog circuits.
One technical challenge in such application; is how to
overcome performance mismatches between conventional
analog circuits, which are carefully optimized for specific
functions, and the programmable module which has to be
flexible enough to implement various analo:s functions.
To address this problem, new comparison methodologies
need to be developed.

3 Proposed circuit technique for FPAA online testing
In the implementation of the above testing
on-line teSIin8 d v l e
_~~...~
~ . . . ~ ~I_ . . ~ . _ . . ~ . . . . ~ ~ . . . ~ . ~
Figure 3. On-line testing scheme for FPAA circuits

To take advantage of dynamic reconfiguration, the online testing module can be programmed to duplicate and
test different portions of the circuit at different time. By
sharing the same testing module, we not only reduce hardware cost but also potentially save power consumption. In
this approach, one important issue needs to be addressed
is the problem caused by circuit initial conditions when
connecting the testing module to different portions of the
CUT on-the fly. For SC-based F'PAAs, if the operational
amplifiers used in the FPAAs have large slew rate, the impact to the CUT caused by adding the testing module is
negligible. However, the testing module does need certain
settling time to solve the problem caused by circuit initial
conditions. To address this issue, we can use some mechanisms to ignore the comparator output during the settling
time period of the testing module.
This on-line testing mechanism also naturally locates
faulty circuit blocks when it sequentially tests different
blocks of the circuit. Once circuit faults are located, the
faulty blocks can be replaced by other fault-free resources
on FPAAs through partial reconfiguration. This will lead
to analog circuits with self-repairing capability. Another
dimension of freedom provided by this on-line testing
method is the ability to apply different testing schedules to
perform trade-offs between system reliability and power
consumption. Use the circuit shown in Figure 3 as an example. On one testing schedule, we can repeatedly test all
the three blocks of the circuit without leaving the testing
module any idle time. This schedule achieves the maximum reliability but. may consume significant power. On
another testing schedule, we may test all the blocks once
and then shut down the testing module for a certain period of time before we repeat the whole process again.
This schedule sacrifices reliability but reduces power conPaper 47.3

method, we
have to take circuit stability into consideration. This is because circuit blocks duplicated by the testing module may
have unstable transfer functions, which have non left-halfplane poles. Such circuit blocks are stable when they are
embedded in the original circuit, due to global feedback in
the original circuit. However, there are no feedback loops
associated with the replication circuit as shown in Figure 3. Thus, any disturbance or small mismatches between
the original circuit and its replication will cause the output
of the replication circuit oscillation or saturated, consequently invalidating the testing result. A similar problem
has been addressed in literature [I31 for on-line testing SC
ladder filters. The solution proposed in [13] is shown in
Figure 4. A feedback path is added into the on-line testing
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Figure 4. On-line testing cimuit proposed in (131.

circuit. The feedback function A ( S ) is carefully selected
such that all the poles of the close-loop circuit are located
in the left-half side of the s-plane. Although this technique can be applied in FPAA on-line testing circuits, it
normally results in large on-line testing modules and consequently increases implementation cost. In this paper, we
propose a more cost-effective alternative to address circuit
stability problems. Our technique is explained using the
following example. In Figure 5,the sub circuit under test
(circuit in the top rectangle) has a pole located at the origin
of the s-plane. Instead of simply replicating the original

1342
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Figura 5. FPAA on-line testing cimuit

circuit, we change the amplifier feedback component from
a capacitor (C1 in the original circuit) to a resistive component RI in the replication circuit. On SC-based FF'AA
circuits, RI can be implemented as shown in Figure 2(c).
With that implementation, the amplifier feedback path in
the replication circuit is broken during $2 clock phase (refer to Figure 2(c)). To address this problem, a small capacitor C , is added into the amplifier feedback path. The
value of C, is selected small enough such that its impact on the circuit transfer function is negligible. Since
the sub circuit under test and its counterpart in the testing
module are not exactly the same, conventional comparator circuits cannot be used to compare their outputs. In the
proposed comparator circuit, voltage-modeinputs are first
converted into current-mode signals. Such conversion is
accomplished by using the same type of components that
are used in amplifier feedback in the original circuit and
its counterpart in the testing module. For example, in Figure 5 capacitor C1 is used in the amplifier feedback path
of the original circuit. In the comparator circuit, capacitor
Cz converts the output of the original circuit into current
signal II,whose value is given by:

If Cl = C,, the above equation can be simplified as:

Similarly, negative resistor Rz, whose implementation is
shown in Figure 2(d), convertS the output of the replication
circuit into current signal Iz. If JR1/ = JRzJ,then we

circuit, I1 should equal -12. Therefore, the comparator
output should be zero. On the contrary, if there are faults,
11 will differ from - 1 2 . The comparator circuit will amplify the current difference and its output will indicate the
occurrence of faults. Although the above discussion is
based on a simple circuit that contains only one amplifier, the proposed technique can be easily applied to complex circuits with multiple amplifiers if there are no global
feedback loops in the sub circuit to be replicated. Global
feedback loops stand for circuit loops that contain more
than one operational amplifiers. Sub circuits with global
feedback normally have stable transfer functions due to
their feedback loops. Therefore, such circuits can be simply duplicated.
Note that the use of negative resistors dramatically simplifies the comparator circuit. However, negative resistors
also bring certain inaccuracy into the testing results, especially when signal frequency is high. A detail analysis
of the error caused by negative resistors is given in [26].
Also, a desirable property for comparators (or checkers)
used in analog testing is the capability to adjust their threshold voltages (or tolerance ranges) according to the magnitude of circuit outputs [27, 281. By taking advantage of
dynamic reconfiguration, such property can be obtained
for FPAA comparators. Furthermore, for the purpose of
identifying if faults occur at the CUT or the testing module, it is preferred to have testing circuits with self-testing
capability 129, 171. To achieve this feature on FPAA testing circuits, a two-phase testing mechanism can be implemented. In the first phase, the testing module is configured
to test itself. Then, during the second phase the testing
module is connected to test the CUT.

4 Impact of circuit partition on testability
In the proposed on-line testing approach, FPAA circuits need to be partitioned into sub circuits. This section
investigates how circuit testability is affected by performing circuit partition. In this discussion, we focus on detecting parametric faults since catastrophic faults are relatively easy to be detected. Also, our analysis concentrates on single-fault scenarios. Conclusions drawn from
this discussion can be applied to multi-fault scenarios in
most practical cases. In the following discussion, we first
derive a formula to estimate circuit testability. Then, we
conduct our investigation targeting analog circuits without
and with global feedback.
Assume a partitioned sub circuit has the following transfer function:

The comparator output V, can be expressed as:

V&)
V , ( S ) = ( I I ( S ) + ~ Z ( S ) ) . R ~ (5)
Note that capacitor C, in the comparator circuit is another
small capacitor for stabilizing the output of the amplifier
when the resistive feedback path is broken. Its effect is
neglected in the above analysis. If no faults occur in the

=

EH&)

'

K(s)

(6)

i

We use VJs) to denote the output of the sub circuit. K(s)
represents the ith input of the circuit. With the assumption that all the circuits under consideration are linear cirto represent the transfer function from
cuits, we use H+(s)
Paper 47.3
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the ith input to the output of the circuit. In addition, we
use V/(s) andHF(s) to denote the counterpartsof Vo(s)
and H < ( s )in the replication circuit. To construct a single
parametric fault scenario, we assume that the value of a
component is changed by a%. As a result, there will be a
difference, denoted as:AV(s), between V,(s) and Vf(s).
We use AV(s)/Vo(s), instead of AV(s), as the figure of
merit to measure the testability of the circuit. This is explained as follows. For a given AV(s) value, if V,(s) is
large, a small percentage variation on V,(s), which is due
to normal component mismatches or other environmental
factors, may be large e'nougb to conceal AV(s). However,
for the same AV(s) value, if V,(s) is small, the same percentage variation on Vo(s) may not mask AV(s). Thus, it
is difficult to detect a small voltage difference caused by
a parametric fault when the normal output of the circuit is
large.
The value of AV(s)/V,(s) can be calculated as:

AH,(s) is the variation on H;(s) due to the parametric
fault. In the first order approximation, AHi(s) can be estimated by:

where, X is the variable representing the value of the component in which the parametric fault occurs. Substituting
Equation 6 and 8 into Equation 7, we have:

(9)
If the sub circuit under test has a single input and a single
output (SISO), the term in the bracket of the above equation becomes the logarithmic sensitivity [30]of the analog
function implemented on the sub circuit. Thus, Equation 9
implies that for SISO circuits the testability of a parametric fault on component X is proportional to the sensitivity
of the network function with regard to component X . This
conclusion is obviously true for single-input analog functions. In the above analysis, we assume the sub circuit
under test is directly duplicated and voltage-mode signals
are monitored by a comparator. If the sub circuit under
test is not a stable circuit, circuit techniques described in
Section 3 will be used and, consequently, current-mode
signals will be monitored. For these scenarios, similar
conclusions can be obtained.
Paper 47.3
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Figure 6. Simplified model for analog circuib without
feedback oaths.

For analog circuits without global feedback, we can use
the simplified model shown in Figure 6 to study the impact of circuit partition on testability. Although the model
contains only two blocks and has two inputs, the analysis result obtained from this model illustrates, the general
principles that are also true for more complex 'circuits. Assume the value of component X is changed by a% due to
a parametric fault in the first sub circuit, which has a transfer function H I (s). If we duplicate the entire circuit in the
testing module and compare V,(s) with the output of the
replication circuit, the testability measured by ",(~)
be calculated using Quation 9.

However, if we perform circuit partition in the testing process, then only sub circuit H I (s) is duplicated in the first
testing phase. In this case, the testability is measured by:

Comparing Equation 10 and 11, we conclude that circuit
partition degrades testability only if the magnitude of H3 (s).
H I (s) .VI( s ) + H z ( s ).Vz(s) is smaller than that of H s ( s ) .
H l ( s ) . V,(s). In other cases, performing circuit partition always increases testability. In the process to generate
circuit partitions, transfer functions of analog circuits are
available. If the properties (frequencies and phase) of input signals are predictable, the above analysis method can
be used to estimate the testability for each circuit partition. By doing this, partitions that severely degrade circuit
testability can be avoided.
For analog circuits with global' feedback, deriving
closed-form expressions for estimating testability will involve extremely complicated equations, making such approach unattractive in practice. Fortunately, most feedback paths in linear analog circuits are negative feedback
paths, which make circuits more stable and less sensitive
to component mismatches. Partitioning such circuits will
frequently break the negative feedback loops in replication circuits. As a result, performing circnit partition as
required by the proposed testing methodology will very
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likely improve the circuit testability. This is illustrated in
the following example. Figure 7(a) shows an SC low-pass
Biquad filter. Its corner frequency f,, and quality factor Q
are given by:

1

f0=,ii%c1
R3
R2
Note that all the resistive components are actually implemented using capacitors and switches as shown in Figure 2. Due to the availability of negative resistors, this Biquad circuit needs only two, instead of three, operational
amplifiers. To make f o = 20KHz and Q = 1, we arbitrarily select a set of component assignments as follows:
GI= Cz = 159pf and RI = RZ = R3 = Rq = 50KQ
(the corresponding capacitors are 20pf with SC clock frequency fclc = 1hlHz).
Q=-

(bl C l n v i l p m m n I

"
hlcucutipanim" 2

Figure 7. An SC low-pas Biquad filter circuit and Its
partition

There are two approaches to test this filter circuit. In
the first approach, the Biquad circuit is partitioned into
two sub circuits which are shown in Figure 7(h) and (c).
In each testing phase, only one sub circuit is duplicated
and tested. In the second approach, the whole filter circuit
is replicated. To investigate the testability in these two
approaches, circuit simulation was conducted to compare
the proposed figure of merit for testability. In each round
of circuit simulation, we injected one parametric fault: reducing the value of the selected component by 20%. The
input signal used in simulation is a sine wave with offset
voltage 2SV, frequency IOKHz, and magnitude 1.2SV. Although we performed fault simulation for all the six components, due to space consideration Figure 8 shows only
the simulation results for the cases that parametric faults
occur in components Rs.CI,
and C,. For each case, both
the voltage difference A V (or current difference A I ) and
the figure of merit for testability, AV/V (or A I / l ) , are
plotted. The testability during the whole simulation period is indicated by the peak absolute value, PAV, of the
AVjV (or AI/I) curve. The larger the PAV is, the easier

is the detection of the parametric fault. Figure 8(a)and (h)
compare simulated results for the above two testing approaches when the parametric fault occurs in component
R3. In particular, the left plot shows the voltage difference
AV. The curve with a label corresponds to the A V when
circuit partition is performed. From Figure S(b) which
plots AVjV, we can see the partitioned approach enjoys
a higher PAV of AV/V (0.25 for the partitioned approach
versus 0.15 for the un-partitioned approach). The sub circuit shown in Figure 7(b) is not a stable circuit by itself.
Thus, the technique proposed in Figure 5 has to be used in
the partitioned approach. Instead of comparing voltagemode signals, current-mode signals are monitored when
the sub circuit shown in Figure 7(b) is being tested. For the
case that a parametric fault occurs in C1, the simulated A I
in the partitioned approach and AV in the un-partitioned
approach are shown in Figure 8(c). The top curve is AV,
ranging from -200mV to 100mV. The bottom curve represents A I , which is within a range from -4uA to 3uA. To
compare testability, the corresponding A l l 1 and AVlV
are plotted in Figure 8(d). The curve at the bottom represents A I j I (it is negative during the entire simulation period). A l l 1 has a larger PAV (0.25) comparing to AV,W,
whose PAV is around 0.1. Our simulation results showed
partitioning the filter circuit improves the testability for
parametiic faults on all passive components except Cz.
The simulated A V and AV/V curves, corresponding to
the case that the parametric fault takes place on Cz, are
plotted in Figure 8(e) and (0,respectively. It shows the
PAV (0.07)of AV/V in the partitioned approach is almost
the same as that in the un-partitioned approach.

5

Experimental Results

The proposed on-line testing techniques have been
demonstrated on a Motorola FPAA chip [25,241'. One of
the circuits that we tested is the low-pass Biquad filter circuit shown in Figure 7(a). In our experiment, we used the
same component assignments as the simulation setup. The
filter input was also a sine wave with frequency IOKHz,
magnitude 1.25V. and offset voltage 2.5. We partitioned
the circuit as shown in Figure 7(h) and (c). When testing the sub circuit in Figure 7(b), the comparator shown
in Figure 5 was used. Meanwhile, a subtractor amplifier
circuit [25],which can be implemented by a single CAB,
was used as the comparator to test the sub circuit in Figure 7(c). In the experiment, if the peak-to-peak value of
the comparator output exceeds IV, the fault is detected.
Otherwise, the testing circuit fails to detect the fault. Also,
only one fault was injected (by programming the capacitor
to an incorrect value) in each experiment. Figure 9 shows

Authorized licensed use limited to: Southern Illinois University Carbondale. Downloaded on May 29, 2009 at 09:59 from IEEE Xplore. Restrictions apply.

(e)AV with faulty C,

(0 AV/V, with faulty C2

Flgure 8. lastability comparison for circuits with and without partiiion.

the captured comparator output when the value of RI is
decreased by 10% due to a parametric fault. The comparator output is the top curve in the oscilloscope screen.
It has a peak-to-peak value of 1.38V The bottom curve
is the filter output when the fault occurs. Since this parametric fault slightly changes the filter comer frequency,
the input signal is still passed to the filter output without
significant attenuation.
With the above experiment setup, the smallest detectable
parametric faults for the filter circuit are summarized in
Table 1. The second column of the table lists the capac-

itor and resistor values in the fault-free filter circuit. The
third column gives the actual capacitor values (in terms of
unit capacitance on the FPAA chip) that are used to implement the corresponding component values listed in the
second column. The fourth column documznts the smallest detectable faults in the scenarios that capacitor values
increase due to the existence of faults. Such type of faults
are referred to as value-increase faults. The smallest detectable faults are described in terms of the percentages of
capacitance variation due to the faults. For example, Table l shows the smallest detectable value-increasefault for
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addressed in our future study.
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Figure 10. A low-passleapfrog filter.

I

Figure 9. Captured comparator output.
Table 2. Smallest detectable parametric faults in the
low-pass leapfrog filter circuit.

* GI and
Equivalent
Comp. values

FPAA Cap.

Value-Inc.

Value-de.

values

faults

faults

In addition to Biquad filters, we also successfully tested
other types of circuits. Table 2 lists our experimental results on testing a low-pass leapfrog filter circuit 1301. The
schematic of the filter is given in Figure 10. It implements a third-orderchebyshev filter whose pass-band is at
1OKHz. The filter input during our testing operation was a
5 m z sine wave signal with the peak-to-peak magnitude
of 1.25V. In this FPAA circuit, programmable capacitors
are either programmed to the largest feasible capacitance
value (255) or configured close to the smallest capacitor
value (1). This fact poses constraints on the selection
of comparator component values, and consequently limits
the optimization space in comparator design. This mainly
explains why the smallest detectable parametric faults for
many components are larger than that in the previous Biquad circuit. In addition, other factors, such as component sensitivities and circuit non-ideal effects, may also
contribute to the degraded testability in the leapfrog circuit. How to minimize the effect of such factors will be

C3

were programmed Io the maximum feasible capecitor

value. Therefore, we could not increase these capacitor values in our
expenmenr ID find detectable value-increa-e faults for C1 and C3

In our experiments, example circuits are relatively low
frequency circuits. This is mainly due to the performance
limitation of the FPAA device. For high frequency applications, circuit will be more vulnerable to parasitic effects. However, with careful circuit design, this FPAA
on-line testing method should be able extend to high frequency domain. Although example circuits presented here
are relatively small, the method should work with large
circuits since we always partition circuits under test into
sub circuits that occupy single CABS. The size of the circuits should not affecr the validity of the testing method.
This work primarily focuses on linear circuits. In future,
we will extend this method to nonlinear circuits. Consequently, we will conduct experiments with nonlinear circuits, such as ADC or DAC circuits. A limitation in our
experiment is the selection of input signals. We always
use sine waves when conducting circuit testing. In practical cases, circuit inputs can be arbiuruy signals, and properties of input signals potentially affect the testing results.
This raises an interesting question for this testing method
what is the confidence level of the testing result for a given
statistical characteristics of the input signals?. As the future work of this study, we will conduct experiments with
different types of input signals and investigate the confidence level of the testing results from theoretical aspects.
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6 Concluding Remarks
In this work, we presented a methodology to on-line
test field programmable analog array circuits. Also, we
developed circuit techniques to address stability problems
that are often encountered in the proposed testing method.
Circuit analysis and simulation have been conducted to
investigate how circuit testability is affected by performing circuit partition as required in the proposed method.
A closed-form formula is developed to estimate testability for analog circuits without global feedback. Additionally, our simulation results indicate that partitioning analog circuits with negative feedback normally increases circuit testability. Finally, we presented experimental results
to demonstrate the feasibility of the developed techniques.
The proposed on-line testing method has many advantages and can be us+ in various applications. Because
of the use of programmable testing circuits and performing circuit partition, this approach enjoys low implementation cost, enhanced circuit testability, and flexible testing schedules which can be exploited to fit different reliability and power consumption constraints. Since faultdiagnosis capability comes quite naturally to this on-line
testing method, the proposed testing approach can also be
used to locate faulty circuit blocks on FPAA Circuits. After faulty blocks are identified, FPAA circuits can be reconfigured to replace faulty circuits. This leads to analog
circuits with fault-recovery capability. Another promising application of the developed techniques is to integrate
a programmable testing module with conventional analog
ICs. By following similar procedures, the programmable
module can be configured to test different portions of the
conventional analog circuits.
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